Altera at 28nm: rethinking the FPGA - EDN.com

  • email Email to a friend
  • print Print version

Did you enjoy this article?

(total 0 votes)
Try our own cheap Booking Service22 times read : Adjust font size: Decrease font Enlarge font
image

Today it takes over 350K logic elements to implement the front-end block for 100G Ethernet: that includes media access controllers (MACs) and the Interlaken interface. To move this up to 400 Gb is just impractical in 40nm FPGAs. But even moving to ...

Read this article...



Post your comment comment Comments (0 posted)

copyright